

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-05-09

SCHEM, MLB, KEPLER, 2PHASE, D2
FSB, 5/9/2012

苹果笔记本维修交流群群号：325742634

Page	Contents	Sync	Date
1	Table of Contents	D2_KEPLER	01/13/2012
2	System Block Diagram	D2_KEPLER	01/13/2012
3	Power Block Diagram	D2_KEPLER	01/13/2012
4	Revision History	D2_KEPLER	01/13/2012
5	BOM Configuration	D2_KEPLER	01/13/2012
6	BOM Variants	D2_KEPLER	01/13/2012
7	Functional / ICT Test	D2_KEPLER	01/13/2012
8	Power Aliases	D2_KEPLER	01/13/2012
9	Signal Aliases	D2_KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2_KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2_KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2_KEPLER	01/13/2012
13	CPU POWER	D2_KEPLER	01/13/2012
14	CPU POWER AND GND	D2_KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2_SEAN	03/05/2012
16	CPU DECOUPLING-II	D2_SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2_KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2_KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2_KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2_KEPLER	01/13/2012
21	PCH POWER	D2_CLEAN	03/19/2012
22	PCH GROUNDS	D2_KEPLER	01/13/2012
23	PCH DECOUPLING	D2_CLEAN	03/19/2012
24	CPU & PCH XDP	D2_KEPLER	01/13/2012
25	Chipset Support	D2_KEPLER	01/13/2012
26	USB HUB & MUX	D2_KEPLER	01/13/2012
27	CPU Memory S3 Support	D2_KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2_KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2_KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2_KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2_KEPLER	01/13/2012
32	DDR3 Termination	D2_KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2_KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2_KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2_KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2_KEPLER	01/13/2012
37	Thunderbolt Power Support	D2_KEPLER	01/13/2012
38	RIO CONNECTOR	D2_KEPLER	01/13/2012
39	SSD CONNECTOR	D2_KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2_KEPLER	01/13/2012
41	SMC	D2_KEPLER	01/13/2012
42	SMC Support	D2_KEPLER	01/13/2012
43	LPC&SPI Debug Connector	D2_KEPLER	01/13/2012
44	SMBUS Connections	D2_KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2_SEAN	03/05/2012


Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2_SEAN	03/05/2012
47	Thermal Sensors	D2_SEAN	03/05/2012
48	Fan Connectors	D2_KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2_KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2_KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2_KEPLER	01/13/2012
52	SPI ROM	D2_KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2_CARAR	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2_CARAR	03/16/2012
55	AUDIO: IV SENSE	D2_CARAR	03/16/2012
56	AUDIO: IV SENSE FILTER	D2_CARAR	03/16/2012
57	AUDIO: SPEAKER AMP	D2_CARAR	03/16/2012
58	AUDIO: JACK	D2_CARAR	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2_CARAR	03/16/2012
60	DC-In & Battery Connectors	D2_KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2_KEPLER	01/13/2012
62	System Agent Supply	D2_KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2_KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2_KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2_SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2_SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2_KEPLER	01/13/2012
68	Misc Power Supplies	D2_KEPLER	01/13/2012
69	Power FETs	D2_KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2_KEPLER	01/13/2012
71	KEPLER PCI-E	D2_KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2_SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2_SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2_SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2_SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2_SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2_SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2_SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2_SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2_SEAN	03/05/2012
81	eDP Display Connector	D2_KEPLER	01/13/2012
82	eDP Mux	D2_SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2_SEAN	03/05/2012
84	Thunderbolt Connector A	D2_KEPLER	01/13/2012
85	Thunderbolt Connector B	D2_KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2_KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2_KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2_KEPLER	01/13/2012
89	CPU Constraints	D2_KEPLER	01/13/2012
90	Memory Constraints	D2_KEPLER	01/13/2012


Page		Contents	Sync	Date
page 91	102	PCH Constraints 1	D2_KEPLER	01/13/2012
page 92	103	PCH Constraints 2	D2_KEPLER	01/13/2012
page 93	105	Thunderbolt Constraints	D2_KEPLER	01/13/2012
page 94	106	SMC Constraints	D2_KEPLER	01/13/2012
page 95	107	GPU (Kepler) CONSTRAINTS	D2_KEPLER	01/13/2012
page 96	108	Project Specific Constraints	D2_CLEAN	03/15/2012
page 97	109	PCB Rule Definitions	D2_KEPLER	01/13/2012
page 98	130	DEBUG SENSORS AND ADC	D2_SEAN	03/05/2012
page 99	132	SMC12 SENSORS EXTENDED	D2_KEPLER	01/13/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM,MLB,KEPLER_2PHASE,D2	SCH	CRITICAL	
820-3332	1	PCBF,MLB,KEPLER_2PHASE,D2	PCB	CRITICAL	


DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Wed May 9 13:50:52 2012


DRAWING TITLE		DRAWING NUMBER		SIZE
SCHEM, MLB, KEPLER, 2PHASE, D2		051-9589		D
 Apple Inc.		REVISION		
		4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE		
THE POSSESSOR AGREES TO THE FOLLOWING: I TO NOT REPRODUCE OR COPY IT II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		1 OF 132		
		SHEET		
		1 OF 99		




苹果笔记本维修交流群群号：325742634

苹果笔记本维修交流群群号：325742634

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
System Block Diagram			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	2 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	2 OF 99
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=D2 KEPLER

SYNC DATE=01/13/2012

PAGE TITLE

Revision History

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9589

REVISION
4.18.0

BRANCH

PAGE
4 OF 132

SHEET
4 OF 99

SIZE
D

	8	7	6	5	4	3	2	1
D	BOM Variants (continued on CSA 6)							
	BOM NUMBER	BOM NAME	BOM OPTIONS					
	085-3726	D2,MLB,KEPLER,DEV	D2_DEVEL:ENG					
	085-4776	D2,MLB,KEPLER,FSB DEV	D2_DEVEL:FSB					
	607-9546	D2,MLB,KEPLER_2PHASE,COMMON	D2_COMMON,POSCAP_MYLAR_PAIR					
	685-0016	PBUS PAIR,KEMET POSCAP,TALL MYLAR,D2	PBUS_CAP:KEMET					
	685-0017	PBUS PAIR,SANYO POSCAP,SHORT MYLAR,D2	PBUS_CAP:SANYO					
	639-3378	PCBA,2.3G,8G_HYN,VRAM_HYN,MLB_KEPLER,D2,DY3V	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_HYNIX_A_DIE,EEEE:DY3V,DEVEL_BOM,RAM_2G_HYNIX_1600					
	639-3379	PCBA,2.3G,8G_HYN,VRAM_SAM,MLB_KEPLER,D2,DY3W	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_SAMSUNG,EEEE:DY3W,DEVEL_BOM,RAM_2G_HYNIX_1600					
	639-3380	PCBA,2.3G,8G_SAM,VRAM_HYN,MLB_KEPLER,D2,DY3Y	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_HYNIX_A_DIE,EEEE:DY3Y,DEVEL_BOM,RAM_2G_SAMSUNG_1600					
	639-3381	PCBA,2.3G,8G_SAM,VRAM_SAM,MLB_KEPLER,D2,DY40	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_SAMSUNG,EEEE:DY40,DEVEL_BOM,RAM_2G_SAMSUNG_1600					
	639-3384	PCBA,2.3G,16G_HYN,VRAM_HYN,MLB_KEPLER,D2,DY43	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_HYNIX_A_DIE,EEEE:DY43,DEVEL_BOM,RAM_4G_HYNIX_1600					
	639-3385	PCBA,2.3G,16G_HYN,VRAM_SAM,MLB_KEPLER,D2,DY44	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_SAMSUNG,EEEE:DY44,DEVEL_BOM,RAM_4G_HYNIX_1600					
	639-3386	PCBA,2.3G,16G_SAM,VRAM_HYN,MLB_KEPLER,D2,DY45	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_HYNIX_A_DIE,EEEE:DY45,DEVEL_BOM,RAM_4G_SAMSUNG_1600					
	639-3387	PCBA,2.3G,16G_SAM,VRAM_SAM,MLB_KEPLER,D2,DY4C	BASE_BOM,CPU_IVV:2_3GHZ,FB_2G_SAMSUNG,EEEE:DY4C,DEVEL_BOM,RAM_4G_SAMSUNG_1600					
	639-2821	PCBA,2.6G,8G_HYN,VRAM_HYN,MLB_KEPLER,D2,DRF1	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DRF1,DEVEL_BOM,RAM_2G_HYNIX_1600					
	639-2825	PCBA,2.6G,8G_HYN,VRAM_SAM,MLB_KEPLER,D2,DRF4	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_SAMSUNG,EEEE:DRF4,DEVEL_BOM,RAM_2G_HYNIX_1600					
	639-2817	PCBA,2.6G,8G_SAM,VRAM_HYN,MLB_KEPLER,D2,DRDN	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DRDN,DEVEL_BOM,RAM_2G_SAMSUNG_1600					
	639-2815	PCBA,2.6G,8G_SAM,VRAM_SAM,MLB_KEPLER,D2,DRDW	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_SAMSUNG,EEEE:DRDW,DEVEL_BOM,RAM_2G_SAMSUNG_1600					
	639-2979	PCBA,2.6G,16G_HYN,VRAM_HYN,MLB_KEPLER,D2,DT9H	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DT9H,DEVEL_BOM,RAM_4G_HYNIX_1600					
	639-2980	PCBA,2.6G,16G_HYN,VRAM_SAM,MLB_KEPLER,D2,DT9D	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_SAMSUNG,EEEE:DT9D,DEVEL_BOM,RAM_4G_HYNIX_1600					
	639-2981	PCBA,2.6G,16G_SAM,VRAM_HYN,MLB_KEPLER,D2,DT9F	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DT9F,DEVEL_BOM,RAM_4G_SAMSUNG_1600					
	639-2982	PCBA,2.6G,16G_SAM,VRAM_SAM,MLB_KEPLER,D2,DT9G	BASE_BOM,CPU_IVV:2_6GHZ,FB_2G_SAMSUNG,EEEE:DT9G,DEVEL_BOM,RAM_4G_SAMSUNG_1600					
	639-3618	PCBA,2.7G,8G_HYN,VRAM_HYN,MLB_KEPLER,D2,FOHN	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_HYNIX_A_DIE,EEEE:FOHN,DEVEL_BOM,RAM_2G_HYNIX_1600					
	639-3619	PCBA,2.7G,8G_HYN,VRAM_SAM,MLB_KEPLER,D2,FOHR	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_SAMSUNG,EEEE:FOHR,DEVEL_BOM,RAM_2G_HYNIX_1600					
639-3561	PCBA,2.7G,8G_SAM,VRAM_HYN,MLB_KEPLER,D2,DYW4	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_HYNIX_A_DIE,EEEE:DYW4,DEVEL_BOM,RAM_2G_SAMSUNG_1600						
639-3620	PCBA,2.7G,8G_SAM,VRAM_SAM,MLB_KEPLER,D2,FOHV	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_SAMSUNG,EEEE:FOHV,DEVEL_BOM,RAM_2G_SAMSUNG_1600						
639-3627	PCBA,2.7G,16G_HYN,VRAM_HYN,MLB_KEPLER,D2,FOHM	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_HYNIX_A_DIE,EEEE:FOHM,DEVEL_BOM,RAM_4G_HYNIX_1600						
639-3562	PCBA,2.7G,16G_HYN,VRAM_SAM,MLB_KEPLER,D2,DYW5	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_SAMSUNG,EEEE:DYW5,DEVEL_BOM,RAM_4G_HYNIX_1600						
639-3628	PCBA,2.7G,16G_SAM,VRAM_HYN,MLB_KEPLER,D2,FOHY	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_HYNIX_A_DIE,EEEE:FOHY,DEVEL_BOM,RAM_4G_SAMSUNG_1600						
639-3629	PCBA,2.7G,16G_SAM,VRAM_SAM,MLB_KEPLER,D2,FOHT	BASE_BOM,CPU_IVV:2_7GHZ,FB_2G_SAMSUNG,EEEE:FOHT,DEVEL_BOM,RAM_4G_SAMSUNG_1600						
C	BOM Groups							
	BOM GROUP	BOM OPTIONS						
	D2_COMMON	ALTERNATE,COMMON,D2_COMMON1,D2_COMMON2,D2_PROGPARTS,D2_PVB						
	D2_COMMON1	CPUMEM_S0,SMC_DEBUG_YES,DPHUX:HOCO,TBTRT:PRQ,TBTRBT:Y,TBTHV:P15V,HUB_2HONREN,USBHUB2512B,SPEAKER:ID,SMC_PACKAGE:PROD,SKIP_5V3V3:AUDIBLE,CHGR_5V:LDO,P1V50:LDO						
	D2_COMMON2	EDP:YES,M1KEY,PPCPUVCCIO:1VB,PPDOR:1V35,LPCPLUS_CONN:YES,LPCPLUS_R:YES,KBD_BLSAWICHID,CAPS:INT,BTPWR:04,XDP,XDP_CPU:BPW,GPU:2P,TPAD_5V:LDO,B5						
	D2_PVB	VREF:PROD,D_BKL:PROD,SENSOR_NONPROD:H						
	D2_PROGPARTS	SMC_PROD:FSB,BOOTROM_PROD:FSB,DPMUXMCU:PROG,TPAD_PROC:PROG,TBTROM:PROG						
	D2_DEVEL:ENG	ALTERNATE,1VB_PPT_XDP,S0PGOOD_1SL,DPHUX_DEBUG,DOXVREF_DAC,VREF:ENG_M3,SENSOR_NONPROD:Y,D_BKL:DEV						
	D2_DEVEL:FSB	ALTERNATE,1VB_PPT_XDP						
	IVB_PPT_XDP	XDP_CONN,XDP_PCH						
B	Module Parts							
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	33784266	1	1VB_8 ROM9_PQ0_01:3-3_45M:1:2-6M,M0A	U1000	CRITICAL	CPU_IVV:2_3GHE		
	33784267	1	1VB_6 ROM9_PQ0_01:2-4_45M:1:2-35_0M,M0A	U1000	CRITICAL	CPU_IVV:2_6GHE		
	33784268	1	1VB_8 ROM9_PQ0_01:2-7_45M:1:2-35_0M,M0A	U1000	CRITICAL	CPU_IVV:2_7GHE		
	33784269	1	PANTHER POINT,C1,EL29C,PQ0,0002007	U1800	CRITICAL			
	33784256	1	IC,GPU,MV GR107-078-F0-A2	U8000	CRITICAL			
	33881113	1	IC,REF,CR-40,01,PQ0,C03,220 12012 00-G0P	U3600	CRITICAL	TBTRT:PRQ		
	33380622	32	IC,B0RAM_0003-1600,256MB9,T0F00A,0701A,C-01E,100M		CRITICAL	2G_HYNIX_1600		
	33380623	32	IC,B0RAM_0003-1600,256MB9,T0F00A,SAM0000		CRITICAL	2G_SAMSUNG_1600		
A	33380628	32	IC,B0RAM_0003-1600,256MB9,T0F00A,B-01E,ELPIDA		CRITICAL	2G_ELPIDA_1600		
	33380625	32	IC,B0RAM_0003-1600,512MB9,T0F00A,0701A		CRITICAL	4G_HYNIX_1600		
	33380624	32	IC,B0RAM_0003-1600,512MB9,T0F00A,C-01E,SAM0000		CRITICAL	4G_SAMSUNG_1600		
	33380629	32	IC,B0RAM_0003-1600,512MB9,T0F00A,B-01E,ELPIDA		CRITICAL	4G_ELPIDA_1600		
	33380630	4	IC,B0RAM_0005,64MB12,A-01E,HYNIX	U8400,U8450,U8500,U8550	CRITICAL	FB_2G_HYNIX_A_DIE		
	33380631	4	IC,B0RAM_0005,64MB12,B-01E,SAM0000	U8400,U8450,U8500,U8550	CRITICAL	FB_2G_SAMSUNG		
	12850264	30	CAP,TANT,POLY,68UF,20%,16V,50MOHM,D2E		CRITICAL	PBUS_CAP:SANYO		
	12850257	30	CAP,TANT,POLY,68UF,20%,16V,50MOHM,D,LF		CRITICAL	PBUS_CAP:KEMET		
	725-1614	1	INSULATOR,SHORT,REAR,MLB,D2	REAR_INSULATOR	CRITICAL	PBUS_CAP:SANYO		
	725-1648	1	INSULATOR,TALL,REAR,MLB,D2	REAR_INSULATOR	CRITICAL	PBUS_CAP:KEMET		
PD Parts								
	725-1568	1	INSULATOR,CPU,D2	CPU_INSULATOR	CRITICAL			
	725-1569	1	INSULATOR,GPU,D2	GPU_INSULATOR	CRITICAL			
	725-1621	1	INSULATOR,PCH,D2	PCH_INSULATOR	CRITICAL			
	806-2897	2	CAN,COVER,2,J5	CAN_COVER1,CAN_COVER2	CRITICAL			
	825-7697	1	TEXT,LABEL,MLB,D2	TEXT_LABEL	CRITICAL			
	946-3819	1	D2 MLB DYNAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL			
	825-7841	1	LBL,PART CONFIG,BOARDS,D2	CONFIG_LABEL	CRITICAL			
Bar Code Labels / EEEE #'s (continued on CSA 6)								
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY3V]	CRITICAL	EEEE:DY3V		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY3W]	CRITICAL	EEEE:DY3W		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY3Y]	CRITICAL	EEEE:DY3Y		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY40]	CRITICAL	EEEE:DY40		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY43]	CRITICAL	EEEE:DY43		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY44]	CRITICAL	EEEE:DY44		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY45]	CRITICAL	EEEE:DY45		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY4C]	CRITICAL	EEEE:DY4C		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRF1]	CRITICAL	EEEE:DRF1		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRF4]	CRITICAL	EEEE:DRF4		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDN]	CRITICAL	EEEE:DRDN		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDW]	CRITICAL	EEEE:DRDW		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DT9H]	CRITICAL	EEEE:DT9H		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DT9D]	CRITICAL	EEEE:DT9D		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DT9F]	CRITICAL	EEEE:DT9F		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DT9G]	CRITICAL	EEEE:DT9G		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHN]	CRITICAL	EEEE:FOHN		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHR]	CRITICAL	EEEE:FOHR		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DIW4]	CRITICAL	EEEE:DIW4		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHV]	CRITICAL	EEEE:FOHV		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHM]	CRITICAL	EEEE:FOHM		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DIW5]	CRITICAL	EEEE:DIW5		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHY]	CRITICAL	EEEE:FOHY		
	825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOHT]	CRITICAL	EEEE:FOHT		
Programmables								
</								


BOM Variants (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2_3GHZ, FB_2G_HYNIX_A_DIE, EEEE: DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2_3GHZ, FB_2G_SAMSUNG, EEEE: DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2_3GHZ, FB_2G_HYNIX_A_DIE, EEEE: DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2_3GHZ, FB_2G_SAMSUNG, EEEE: DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2_6GHZ, FB_2G_HYNIX_A_DIE, EEEE: DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2_6GHZ, FB_2G_SAMSUNG, EEEE: DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2_6GHZ, FB_2G_HYNIX_A_DIE, EEEE: DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2_6GHZ, FB_2G_SAMSUNG, EEEE: DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, FOJD	BASE_BOM, CPU_IVY:2_7GHZ, FB_2G_HYNIX_A_DIE, EEEE: FOJD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, FOJ3	BASE_BOM, CPU_IVY:2_7GHZ, FB_2G_SAMSUNG, EEEE: FOJ3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, FOJ4	BASE_BOM, CPU_IVY:2_7GHZ, FB_2G_HYNIX_A_DIE, EEEE: FOJ4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, FOJC	BASE_BOM, CPU_IVY:2_7GHZ, FB_2G_SAMSUNG, EEEE: FOJC, DEVEL_BOM, RAM_4G_ELPIDA_1600

Bar Code Labels / EEEE #'s (continued from CSA 5)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd
Keeping for PRQ

SYNC MASTER-D2 KEPLER		SYNC DATE-01/13/2012	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 99	
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

NO	TEST	NC	NC TESTS
	TRUE	NC SMC FAN 3 TACH	
	TRUE	NC SMC FAN 3 CTL	
	TRUE	NC SMC FAN 2 TACH	
	TRUE	NC SMC FAN 2 CTL	
	TRUE	NC FW2 TPBP	
	TRUE	NC FW2 TPBN	
	TRUE	NC FW2 TPBIAS	
	TRUE	NC FW2 TPAP	
	TRUE	NC FW2 TPAN	
	TRUE	NC FW0 TPBP	
	TRUE	NC FW0 TPBN	
	TRUE	NC FW0 TPAP	
	TRUE	NC ESTARLDO EN	
	TRUE	NC ALS GAIN	
	TRUE	NC USB HUB PRTTPWR2	26
	TRUE	NC USB HUB PRTTPWR3	26
	TRUE	NC USB HUB PRTTPWR4	26

TRUE	NC USB_HUB_OCS3	26
TRUE	NC USB_HUB_OCS4	26
TRUE	NC SMC_XOSC1	41
TRUE	NC SMC_ODD_DETECT	42
TRUE	NC SMC_SYS_LED	42
TRUE	NC SMC_HIB_L	41
TRUE	NC SMBUS_SMC_4_ASF_SDA	42
TRUE	NC SMBUS_SMC_4_ASF_SCL	42
TRUE	NC SMC_T25_EN_L	8
TRUE	NC SMC_T25_ISENSE	
TRUE	NC ISNS_P1V5R1V35_CPUDDR3	69 98
TRUE	NC ISNS_P1V5R1V35_CPUDDR4	69 98

		TRUE	NC_SMC_T25_EN_L	7
		TRUE	NC_SMC_T25_ISENSE	8
		TRUE	NC_ISNS_PIV5R1V35_CPUDDR	69 98
		TRUE	NC_ISNS_PIV5R1V35_CPUDDRN	69 98
		TRUE	NC_ISNS_LCDBKLTP	99
		TRUE	NC_ISNS_LCDBKLTN	99
		TRUE	NC_ISNS_LCD_PANELP	81 98
		TRUE	NC_ISNS_LCD_PANELN	81 98
		TRUE	NC_ISNS_AIRPORTP	99
		TRUE	NC_ISNS_AIRPORTN	99

	TP_HDMI_CEC	==	TRUE	NC_HDMI_CEC
			MAKE_BASE=TRUE	

	TP_DP_IG_C_HPD	==	TRUE	NC_DP_IG_C_HPD
	TP_DP_IG_C_CTRL_CLK	==	MAKE_BASE=TRUE	TRUE
	TP_DP_IG_C_CTRL_DATA	==	MAKE_BASE=TRUE	NC_DP_IG_C_CTRL_CLK
		==	TRUE	MAKE_BASE=TRUE
18	TP_DP_IG_C_MLP<3..0>	==	TRUE	NC_DP_IG_C_MLP<3..0>
		==	MAKE_BASE=TRUE	TRUE
18	TP_DP_IG_C_MLN<3..0>	==	TRUE	NC_DP_IG_C_MLN<3..0>
		==	MAKE_BASE=TRUE	TRUE
	TP_DP_IG_C_AUXP	==	TRUE	NC_DP_IG_C_AUXP
		==	MAKE_BASE=TRUE	TRUE
	TP_DP_IG_C_AUXN	==	TRUE	NC_DP_IG_C_AUXN
		==	MAKE_BASE=TRUE	TRUE
18	TP_DP_IG_D_HPD	==	TRUE	NC_DP_IG_D_HPD


10	TP DP IG D CTRL CLK	TRUE	NC DP IG D CTRL CLK
		MAKE_BASE=TRUE	
10	TP DP IG D CTRL DATA	TRUE	NC DP IG D CTRL DATA
		MAKE_BASE=TRUE	
10	TP DP IG D MLP<3..0>	TRUE	NC DP IG D MLP<3..0>
		MAKE_BASE=TRUE	
10	TP DP IG D MLN<3..0>	TRUE	NC DP IG D MLN<3..0>
		MAKE_BASE=TRUE	
10	TP DP IG D AUXP	TRUE	NC DP IG D AUXP
		MAKE_BASE=TRUE	
10	TP DP IG D AUXN	TRUE	NC DP IG D AUXN
		MAKE_BASE=TRUE	
<hr/>			
16	TP SDVO TVCLKINN	TRUE	NC SDVO TVCLKINN
		MAKE_BASE=TRUE	
16	TP SDVO TVCLKINP	TRUE	NC SDVO TVCLKINP
		MAKE_BASE=TRUE	
16	TP SDVO STALLN	TRUE	NC SDVO STALLN
		MAKE_BASE=TRUE	
16	TP SDVO STALLP	TRUE	NC SDVO STALLP
		MAKE_BASE=TRUE	
16	TP SDVO INTN	TRUE	NC SDVO INTN
		MAKE_BASE=TRUE	
16	TP SDVO INTP	TRUE	NC SDVO INTP
		MAKE_BASE=TRUE	
<hr/>			
	TP_GPU_BUFIRST_L	TRUE	NC_GPU_BUFIRST_L
		MAKE_BASE=TRUE	
	TP_GPU_GSTATE<0>	TRUE	NC_GPU_GSTATE<0>
		MAKE_BASE=TRUE	
	TP_GPU_GSTATE<1>	TRUE	NC_GPU_GSTATE<1>
		MAKE_BASE=TRUE	
	TP_GPU_MIOA D<9..0>	TRUE	NC_GPU_MIOA D<9..0>
		MAKE_BASE=TRUE	


[illegible]


10	LVDS IG BKL PWM	==	MAKE_BASE=TRUE	NC LVDS IG BKL PWM
			TRUE	MAKE_BASE=TRUE
	SMC BS ALRT L	==	TRUE	NC SMC BS ALRT L
			MAKE_BASE=TRUE	


	TRUE	PCH_VSS_NCTF<1>		TRUE	PCH_VSS_NCTF<15>
	TRUE	PCH_VSS_NCTF<2>		TRUE	PCH_VSS_NCTF<17>
	TRUE	PCH_VSS_NCTF<5>		TRUE	PCH_VSS_NCTF<19>
	TRUE	PCH_VSS_NCTF<7>		TRUE	PCH_VSS_NCTF<19>
	TRUE	PCH_VSS_NCTF<9>		TRUE	PCH_VSS_NCTF<21>


<input type="checkbox"/>	TRUE	PCH_VSS_NCTF<11>	<input type="checkbox"/>	TRUE	PCH_VSS_NCTF<27>
<input type="checkbox"/>	TRUE	PCH_VSS_NCTF<12>	<input type="checkbox"/>	TRUE	PCH_VSS_NCTF<29>

 Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
	REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT		
BRANCH _____		PAGE 7 OF 132












NOTE: Intel validation sense lines per doc 439028 rev1.0
HR_PPDG sections 6.2.1 and 6.3.1.






SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
CPU DECOUPLING-I			
	DRAWING NUMBER		SIZE
	051-9589		D
	REVISION		
	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			16 OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			15 OF 99

VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)
APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side




Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402


PLACEMENT_NOTE (C1758-C1762):




CRITICAL












BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.



SYNC MASTER=D2 KEPLER

SYNC DATE=01/13/2012

PCH GPIO/MISC/NCTF

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9589

SIZE

D

REVISION

4.18.0


BRANCH


PAGE


21 OF 132


SHEET

20 OF 99










LPC 33MHz Clock Series Termination




System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

GreenClk 25MHz Power


Ethernet XTAL Power (Unused on 15" MBP)
SB XTAL Power
TBT XTAL Power




PCH Reset Button



SDCONN_STATE_CHANGE ISOLATION




Platform Reset Connections



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


```


NON_REM 1 : NON_REM 0      STRAP PIN CFG
0 : 0      ALL PORTS ARE REMOVABLE
0 : 1      PORT 1 IS NON REMOVABLE
1 : 0      PORT 1&2 ARE NON REMOVABLE
1 : 1      PORT 1&2&3 ARE NON REMOVABLE


```

BOM TABLE


15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
USB HUB & MUX			
 Apple Inc.		DRAWING NUMBER	051-9589
		SIZE D	
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 132	
II NOT REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 99	
ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER
PAGE TITLE
DDR3 SDRAM Bank A (1 OF 2)
Apple Inc.
DRAWING NUMBER
051-9589
REVISION
4.18.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH
PAGE
29 OF 132
SHEET
28 OF 99




SYNC MASTER=D2 KEPLER
PAGE TITLE
DDR3 SDRAM Bank A (2 OF 2)
Apple Inc.
DRAWING NUMBER
051-9589
REVISION
4.18.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH
PAGE
30 OF 132
SHEET
29 OF 99





SYNC MASTER=D2 KEPLER
PAGE TITLE
DDR3 SDRAM Bank B (1 OF 2)
DRAWING NUMBER
051-9589
SIZE
D
REVISION
4.18.0
BRANCH
PAGE
31 OF 132
SHEET
30 OF 99


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=D2 KEPLER
PAGE TITLE
DDR3 SDRAM Bank B (2 OF 2)
Apple Inc.
DRAWING NUMBER
051-9589
REVISION
4.18.0
BRANCH
PAGE
32 OF 132
SHEET
31 OF 99
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







D

C

B


A


D

C

B

A



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		37 OF 132	
SHEET		36 OF 99	

```

Power aliases required by this page:
- =PPVIN_SW_TBTBST      (8-13V Boost Input)
- =PP15V_TBT_REG        (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFT  (3.3V FET Input)
- =PP3V3_TBT_L_FET      (3.3V FET Output)
- =PP3V3_S0_TBT_PWRCTL
- =PP1V05_TBT_P1V05TBTFT (1.05V FET Input)
- =PP1V05_TBT_L_FET     (1.05V FET Output)

```

```

Signal aliases required by this page:
- =TBT_CLKREQ_L
- =TBT_RESET_L

```

```


BOM options provided by this page:
TBTBST:Y - Stuffs 15V boost circuitry.

```


CRITICAL
TBTBST:Y
Q3880
SI8409DB
BGA

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C

Th

[illegible]

Intel investigating whether RC is sufficient.



1.05V TBT "LC" Switch

U3815
TPS22924

CSP

A1
B1

=PP1V05_TBTLC_FET.
Max Current = 2A (85C)

U3815

Part	TPS22924C
Type	Load Switch
R(on)	20.3 mOhm Typ
@ 1.0V	28.6 mOhm Max

C3815

1
2

1UF
20V
6.3V
25M
0201

C2

ON

CIRITICAL

VIN

VOUT

GND

U

NOSTUFF

C3816

1
2

1UF
10V
6.3V
CERM
402

C3816 must be 10%
RC guarantees minimum 5ms to reach 0.5V


35


TBT


Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.3 mOhm Typ 24 mOhm Max


Part	TPS22924C
Type	Load Switch
R(on) @ 1.0V	20.3 mOhm Typ 28.6 mOhm Max

Part	TPS22920
Type	Load Switch
R(on) @ 1.05V	8 mOhm Typ 11.5 mOhm Max










SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	45 OF 132
		SHEET	39 OF 99










A

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SMC Support		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C


B


A


LPC+SPI Connector




SPI Bus Series Termination



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9589		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	4.18.0		
		PAGE	51 OF 132
		SHEET	43 OF 99





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES,HTC, F10A,100W,5,1/16W,0402,040,LF	C5327		SENSOR_NONPROD:Y
11780008	1	RES,HP,1/20W,100K,0402,5,201,040	C5308		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN

SYNC DATE=03/05/2012

Voltage & Load Side Current Sensing

Apple Inc.

051-9589

4.18.0

53 OF 132

45 OF 99

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES,MTL, 500K, 1/16W, 0402, 10%TOL	C5451, C5451		SENSOR_NONPROD:N

SYNC MASTER=D2 SEAN


SYNC DATE=03/05/2012

High Side and CPU/AXG Current Sensing

 Apple Inc.

DRAWING NUMBER
051-9589
REVISION
4.18.0
BRANCH
PAGE
54 OF 132
SHEET
46 OF 99


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IPD Flex Connector

CRITICAL





Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:


If LOW, keyboard backlight present


If HIGH, keyboard backlight not present


R5853 always stuffed, R5854 only grounded when KB BL flex connected.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1612	2	IC,DC/DC CYPD,BOOST,WHITE LED,1MHZ,DFN	U5850,U5860	CRITICAL	


PAGE TITLE		SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
KEYBOARD/TRACKPAD (2 OF 2)		DRAWING NUMBER		051-9589	
Apple Inc.		REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		58 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		50 OF 99	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DIGITAL ACCELEROMETER & GYRO			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	59 OF 132
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	54 OF 99




SYNC MASTER=D2 CARA

SYNC DATE=03/16/2012

PAGE TITLE

AUDIO: IV SENSE



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9589

SIZE

D

REVISION

4.18.0


BRANCH


PAGE

64 OF 132


SHEET


55 OF 99





SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE FILTER			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 132
		SHEET	56 OF 99

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9589		D
	REVISION		
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		66 OF 132	
SHEET		57 OF 99	





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (B)
TWEETERS	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	0X06 (6)	0X0E (D,E)	3V3	N/A
DMIC2	0X05 (5)	0X12 (12,C)	3V3	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATAAGP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

3-MIC CONNECTOR

SPEAKER CONNECTOR

HP=80HZ

APN: 518S0627

PORT B DETECT (SPDIF DELEGATE)

PORT A DETECT (HEADPHONES)

PORT C DETECT (SPEAKER MISMATCH)

AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35383452	35381286		U6800	WAIN ALT TO MICROCHIP

NOM R6892-C6860 FC = 106Hz
SSM6N15FE Vth = 0.8V to 1.5V
SSM6N15FE IGSS = +/-1uA
FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=D2 CARA

SYNC DATE=03/16/2012

AUDIO: JACK TRANSLATORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9589

REVISION

4.18.0

BRANCH

PAGE


68 OF 132


SHEET


59 OF 99

SIZE

D




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9589		D
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 99	
IV ALL RIGHTS RESERVED			



D


B


A




CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	REG_MTL_FILM,1/16W,2.74K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:SNB
114S0264	2	REG_MTL_FILM,1/16W,3.01K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:IVB




SYNCH-MASTER-D0 KEYLES		SYNCH-DAT=01/11/2018	
PAGE TITLE			
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY			
	Apple Inc.		DRAWING NUMBER 051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.18.0	SIZE D
		BRANCH	
		PAGE 76 OF 132	
		SHEET 67 OF 99	


1.8V S0 Regulator




1.05V SUS LDO



1.5V S0 Regulator



1.5V S0 LDO (RIO)





Page Notes


Power aliases required by this page:


- `PP3V3_GPU_VDDI3`

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE		PAGE NO.	
KEPLER PCI-E			
 Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.18.0	
		BRANCH	
		PAGE 80 OF 132	
		SHEET 71 OF 99	



Page Notes

Power aliases required by this page:


- ~PPVCORE_GPU
- ~PPV35_GPU_FBVDDQ


Signal aliases required by this page:

(NONE)

BOH options provided by this page:

(NONE)

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	81 OF 132
		SHEET	72 OF 99









Page Notes


Power aliases required by this page:
- PPIV05_GPU_S0_FB
- PPIV05_GPU_PEX_I0VDD


Signal aliases required by this page:
(NONE)

SDR options provided by this page:
(NONE)



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE		KEPLER FRAME BUFFER I/F	
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	82 OF 132
		SHEET	73 OF 99
















Power aliases required by this page:
=PP1V35 GPU FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

GDDR5 Frame Buffer B


Apple Inc.


051-9589


4.18.0

85 OF 132

76 OF 99







Page Notes

Power aliases required by this page:


- PP3V3_GPU_VDD33
- PP1V05_GPU_PEX_IOVDD
- PP1V05_GPU_SP_PLLVDD

Signal aliases required by this page:

(NONE)

NOTE options provided by this page:

(NONE)



SYNC MASTER=D2 SEAN

SYNC DATE=03/05/2012

PAGE TITLE

KEPLER PEX PWR/GNDS

Apple Inc.

DRAWING NUMBER

051-9589

SIZE

D

REVISION

4.18.0

BRANCH

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


PAGE

88 OF 132

SHEET

79 OF 99








LCD PANEL INTERFACE (eDP)


CRITICAL
J9000
20525-130E-01
F-RT-SM

LCD Panel HPD & AUX strapping

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	90 OF 132
		SHEET	81 OF 99



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
eDP Mux			
 Apple Inc.		DRAWING NUMBER	051-9589
		SIZE	D
		REVISION	4.18.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	91 OF 132
		SHEET	82 OF 99



MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V

B

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

For J9600 TBT SMT pads
(3, 5, 17 & 19):



C

B

A

D

C

B

A

D

C


B

A

GPU Rail Sequencing


KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:

- 1) GPU_3.3V
- 2) IFPX IOVDD - 1.8V
- 3) GPUVCORE
- 4) FBVDDQ/GDDR5 1.35V
- 5) PEKVDD/Q OR IFPY IOVDD - 1.05V



NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS


EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.

NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


Unused PGOOD signal




PEG_R2D_P<0>




PEG_R2D_P<5>



PEG_R2D_P<3>




PEG_R2D_P<7>




PLACE R9910 - R9917 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)


PEG_D2R_P<0>



PEG_D2R_P<4>



PEG_D2R_P<7>



PLACE R9920 - R9927 CLOSE TO U1000

Power Sequencing EG/PCH S0



Apple Inc.

DRAWING NUMBER
051-9589

SIZE
D

REVISION
4.18.0

BRANCH

PAGE
99 OF 132

SHEET
88 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL CONSTRAINT SET		NET_TYPE			
		PHYSICAL	SPACING		
	LPC_AD	LPC_508	LPC	LPC_AD<3..0>	7 17 41 43 82
	LPC_FRAME_I	LPC_508	LPC	LPC_FRAME_I	7 17 41 43 82
	LPC_RESET_I	LPC_508	LPC	LPC_RESET_L	25
	BCH_LPC_CLK0	CLK_LPC_508	CLK_LPC	LPC_CLK33M_SMC_R	19 25
		CLK_LPC_508	CLK_LPC	LPC_CLK33M_SMC	25 41
		CLK_LPC_508	CLK_LPC	LPC_CLK33M_LPCPLUS	7 25 43
	SMBUS_PCH_CLK	SNB_508	SNB	SMBUS_PCH_CLK	17 44
	SMBUS_PCH_DATA	SNB_508	SNB	SMBUS_PCH_DATA	17 44
	SMBUS_PCH_0_CLK	SNB_508	SNB	SML_PCH_0_CLK	17 44
	SMBUS_PCH_0_DATA	SNB_508	SNB	SML_PCH_0_DATA	17 44
	SMBUS_PCH_1_CLK	SNB_508	SNB	SML_PCH_1_CLK	17 44
	SMBUS_PCH_1_DATA	SNB_508	SNB	SML_PCH_1_DATA	17 44
	HDA_BIT_CLK	HDA_508	HDA	HDA_BIT_CLK	17 53
		HDA_508	HDA	HDA_BIT_CLK_R	17
	HDA_SYNC	HDA_508	HDA	HDA_SYNC	17 53
		HDA_508	HDA	HDA_SYNC_R	17
	HDA_RST_I	HDA_508	HDA	HDA_RST_R_L	17
		HDA_508	HDA	HDA_RST_L	17 53
	HDA_SDIO0	HDA_508	HDA	HDA_SDIO0	17 53
		HDA_508	HDA	AUD_SDI_R	53
	HDA_SDOUIT	HDA_508	HDA	HDA_SDOUIT	17 53
		HDA_508	HDA	HDA_SDOUIT_R	17 25
	SPT_CLK	SPT_558	SPT	SPI_CLK_R	17 43
		SPT_558	SPT	SPI_CLK	43
	SPT_MOST	SPT_558	SPT	SPI_MOST_R	17 43
		SPT_558	SPT	SPI_MISO	43
	SPT_MISO	SPT_558	SPT		17 43
	SPT_CS0	SPT_558	SPT	SPI_CS0_R_L	17 43
		SPT_558	SPT	SPI_CS0_L	43
		PCIE_85D	PCIE	PCIE_ENET_R2D_P	
		PCIE_85D	PCIE	PCIE_ENET_R2D_N	
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	7 17 38
		PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	7 17 38
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	7 17 38
		PCIE_85D	PCIE	PCIE_ENET_D2R_N	7 17 38
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	
		PCIE_85D	PCIE	PCIE_AP_R2D_P	7 34
		PCIE_85D	PCIE	PCIE_AP_R2D_N	7 34
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 34
		PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 34
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	17 34
		PCIE_85D	PCIE	PCIE_AP_D2R_N	17 34
1F2D	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P	7 34
1F4D		PCIE_85D	PCIE	PCIE_AP_D2R_PI_N	7 34
1F2D	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P	34
1F2D		PCIE_85D	PCIE	PCIE_AP_R2D_PI_N	34
	PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_P	39
		PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_N	39
	PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_SSD_R2D_C_P<1..0>	9 39
		PCIE_85D	PCIE	PCIE_SSD_R2D_C_N<1..0>	9 39
	PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_SSD_D2R_P<1..0>	9 39
		PCIE_85D	PCIE	PCIE_SSD_D2R_N<1..0>	9 39
	PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_P	39
		PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_N	39
1F2D	PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_SSD_D2R_C_P<1>	39
1F4D		PCIE_85D	PCIE	PCIE_SSD_D2R_C_N<1>	39
1F2D	PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_SSD_R2D_P<1>	39
1F4D		PCIE_85D	PCIE	PCIE_SSD_R2D_N<1>	39
1F2D	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	17
1F4D		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	17
1F2D	PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_P	17 35
1F4D		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_N	17 35
1F2D		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	17
1F4D		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	17
1F2D	PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	17
1F4D		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	17
1F2D		CHL_508	CLK_PCIE	PCIE_CLK14P3M_REFCLK	17
1F4D		CHL_508	CLK_PCIE	PCH_CLK33M_PCLIN	17 25
1F2D	PCIE_CLK100M	1..1_DIFFPAIR	CLK_PCIE	PEX_TSTCLK_O_P	71 95
1F2D		1..1_DIFFPAIR	CLK_PCIE	PEX_TSTCLK_O_N	71 95
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	17 71
		CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	17 71
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 17 38
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 17 38
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	17 34
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	17 34
	PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	9 17
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	9 17
1F2D	PCIE_CLK100M_SSD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_SSD_P	17 39
1F4D		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_SSD_N	17 39
1F2D	PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	9 17
1F4D		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	9 17
1F2D	PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_TBT_R2D_C_P<3..0>	9 35
1F4D		PCIE_85D	PCIE	PCIE_TBT_R2D_C_N<3..0>	9 35
1F2D	PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_TBT_R2D_P<3..0>	35
1F4D		PCIE_85D	PCIE	PCIE_TBT_R2D_N<3..0>	35
1F2D	PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_TBT_D2R_P<3..0>	9 35
1F4D		PCIE_85D	PCIE	PCIE_TBT_D2R_N<3..0>	9 35
1F2D	PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_TBT_D2R_C_P<3..0>	35
1F4D		PCIE_85D	PCIE	PCIE_TBT_D2R_C_N<3..0>	35

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		92 OF 99	
IV ALL RIGHTS RESERVED			





8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
FEW0	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB_A0_CLK_P
FEW0	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB_A0_CLK_N
FEW0	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB_A1_CLK_P
FEW0	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB_A1_CLK_N
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_A<8..0>
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_A<8..0>
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_ABI_L
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_ABI_L
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_RAS_L
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_RAS_L
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CAS_L
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CAS_L
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_WE_L
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_WE_L
FEW0	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A0_CKE_L
FEW0	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A1_CKE_L
FEW0	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CS_L
FEW0	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CS_L
FEW0	FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<0>
FEW0	FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<1>
FEW0	FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<2>
FEW0	FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<3>
FEW0	FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<0>
FEW0	FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<1>
FEW0	FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<2>
FEW0	FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<3>
FEW0	FB_A0_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<0>
FEW0	FB_A0_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<1>
FEW0	FB_A0_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<2>
FEW0	FB_A0_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<3>
FEW0	FB_A1_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<0>
FEW0	FB_A1_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<1>
FEW0	FB_A1_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<2>
FEW0	FB_A1_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<3>
FEW0	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_P<0>
FEW0	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<0>
FEW0	FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_P<1>
FEW0	FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<1>
FEW0	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_P<0>
FEW0	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<0>
FEW0	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_P<1>
FEW0	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<1>
FEW0	FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<7..0>
FEW0	FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<15..8>
FEW0	FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<23..16>
FEW0	FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<31..24>
FEW0	FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<7..0>
FEW0	FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<15..8>
FEW0	FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<23..16>
FEW0	FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<31..24>
FEW0	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A0_RESET_L
FEW0	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A1_RESET_L











GDDR5 FB B Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FE00	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB_B0_CLK_P
FE00	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB_B0_CLK_N
FE00	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB_B1_CLK_P
FE00	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB_B1_CLK_N
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_A<8..0>
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_A<8..0>
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_ABI_L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_ABI_L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_RAS_L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_RAS_L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CAS_L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CAS_L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_WE_L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_WE_L
FE00	FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B0_CKE_L
FE00	FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B1_CKE_L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CS_L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CS_L
FE00	FB_B0_EDC0	GDDR5_45SE	GDDR5_ENC	FB_B0_EDC<0>
FE00	FB_B0_EDC1	GDDR5_45SE	GDDR5_ENC	FB_B0_EDC<1>
FE00	FB_B0_EDC2	GDDR5_45SE	GDDR5_ENC	FB_B0_EDC<2>
FE00	FB_B0_EDC3	GDDR5_45SE	GDDR5_ENC	FB_B0_EDC<3>
FE00	FB_B1_EDC0	GDDR5_45SE	GDDR5_ENC	FB_B1_EDC<0>
FE00	FB_B1_EDC1	GDDR5_45SE	GDDR5_ENC	FB_B1_EDC<1>
FE00	FB_B1_EDC2	GDDR5_45SE	GDDR5_ENC	FB_B1_EDC<2>
FE00	FB_B1_EDC3	GDDR5_45SE	GDDR5_ENC	FB_B1_EDC<3>
FE00	FB_B0_DBI_I_0	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<0>
FE00	FB_B0_DBI_I_1	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<1>
FE00	FB_B0_DBI_I_2	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<2>
FE00	FB_B0_DBI_I_3	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<3>
FE00	FB_B1_DBI_I_0	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<0>
FE00	FB_B1_DBI_I_1	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<1>
FE00	FB_B1_DBI_I_2	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<2>
FE00	FB_B1_DBI_I_3	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<3>
FE00	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_P<0>
FE00	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<0>
FE00	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_P<1>
FE00	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<1>
FE00	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_P<0>
FE00	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<0>
FE00	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_P<1>
FE00	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<1>
FE00	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<7..0>
FE00	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<15..8>
FE00	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<23..16>
FE00	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<31..24>
FE00	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<7..0>
FE00	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<15..8>
FE00	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<23..16>
FE00	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<31..24>
FE00	FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B0_RESET_L
FE00	FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B1_RESET_L

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		PRVIDA	VERD	
	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C P<3..0>
	DP_85D	DP_85D	DISPLAYPORT	DP_INT_ML_C N<3..0>
	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_C P<3..0>
	DP_85D	DP_85D	DISPLAYPORT	DP_INT_AUX_C N
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_INT_AUX_N
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_N
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_INT_ML_F N<3..0>
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_EG_ML_P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_INT_EG_ML_N<3..0>
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNKO EG_AUXCH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNKO EG_AUXCH_N
082D	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1 EG_AUXCH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNK1 EG_AUXCH_N
082D	TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNKO AUXCH_C_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNKO AUXCH_C_N
082D	TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1 AUXCH_C_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNK1 AUXCH_C_N
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_TBTSNKO ML_C P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNKO ML_C N<3..0>
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1 ML_C P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNK1 ML_C N<3..0>
082D	TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNKO AUXCH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNKO AUXCH_N
082D	TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1 AUXCH_P
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNK1 AUXCH_N
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_TBTSNKO ML_P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNKO ML_N<3..0>
082D	DP_INT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1 ML_P<3..0>
082D	DP_85D	DP_85D	DISPLAYPORT	DP_TBTSNK1 ML_N<3..0>

Kepler Net Properties

ELECTRICAL CONSTRAINT SET		DEV_TYPE		
		PROCESS	PACKAGE	
	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_OSC_27M_XTALIN 77 78
	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_OSC_27M_XTALOUT 77 78
	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_OSC_27M_XTAL_BUFFOUT 77 78
	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_OSC_27M_SSIN 77 78
		1.1.1_DIEPAIR		PEX_TSTCLK_O_P 71 92
		1.1.1_DIEPAIR		PEX_TSTCLK_O_N 71 92
	HDMI_DATA	HDMI_90D	HDMI	HDMI_EG_DATA_C_P<2..0> 7 38
		HDMI_90D	HDMI	HDMI_EG_DATA_C_N<2..0> 7 38
	HDMI_CLK	HDMI_90D	HDMI	HDMI_EG_CLK_C_P 7 38
		HDMI_90D	HDMI	HDMI_EG_CLK_C_N 7 38

SYMC MASTER=D2 KEPLER		SYMC DATE=01/13/2012	
PAGE TITLE			
GPU (Kepler) CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.18.0	
BRANCH		PAGE	
		107	OF 132
		SHEET	
		95	OF 99

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_556	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_556	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AH100DIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.3 MM	0.3 MM
THERM_556_CPUMVPINS01	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_F2MH
CPU_VCCSENSE	GND	*	GND_F2MH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GSD	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLX_PCIE	GND	*	GND_P20M <small>net:net-spacing:GND_P20M</small>
PCIE	GND	*	GND_P20M <small>net:net-spacing:GND_P20M</small>
SATA	GND	*	GND_P20M <small>net:net-spacing:GND_P20M</small>
USB	GND	*	GND_P20M <small>net:net-spacing:GND_P20M</small>
CLX_PCIE	SR_POWER	*	PWR_P20M <small>net:net-spacing:PWR_P20M</small>
SATA	SR_POWER	*	PWR_P20M <small>net:net-spacing:PWR_P20M</small>
USB	SR_POWER	*	PWR_P20M <small>net:net-spacing:PWR_P20M</small>

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P20H
GND	MEM_CMD	*	GND_P20H
GND	MEM_CTLB	*	GND_P20H
GND *	MEM_*_DQ_BITE*	*	GND_P20H
GND	MEM_DQS	*	GND_P20H

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S_OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		


D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUTHMSENS D2 P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUTHMSENS D2 N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	DDR3THMSENS D1 P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	DDR3THMSENS D1 N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUTHMSENS D P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUTHMSENS D N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPU TDIODE P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPU TDIODE N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	VCCSAS0_CS_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	VCCSAS0_CS_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	VCCSAIGNS_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	VCCSAIGNS_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_I1V5_MEM_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_I1V5_MEM_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUVCCIOS0_CS_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUVCCIOS0_CS_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUVCCIOISNS_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUVCCIOISNS_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUSSENS_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUSSENS_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_I1V5_MEM_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_I1V5_MEM_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_AIRPORT_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_AIRPORT_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_AIRPORT_R
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_AIRPORT_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_AIRPORT_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_LCDCLK1_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_LCDCLK1_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUPB_CS_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	GPUPB_CS_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V0_S0GPU_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V5_S0GPU_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_PP1V5_S0GPU_R_N
	ERRCD_RIFFRATS_#1	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS1G_P
	ERRCD_RIFFRATS_#1	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS1G_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS1G_R_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS1G_R_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_OTHER_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_OTHER_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_GPU_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_GPU_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_COMPUTING_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	ISNS_HS_COMPUTING_N
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS_P
	ERRCD_RIFFRATS	ERRCD_1001_55C	ERRCDP	CPUIHVP_ISNS_N
0010	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC1_VSENSE_P
0011	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC1_VSENSE_N
0012	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_VSENSE_P
0013	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_VSENSE_N
0014	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_ISENSE_P
0015	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_ISENSE_N
0016	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_ISENSE_P
0017	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ADC2_ISENSE_N
0018	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	SPKR_R_RSENSE_P
0019	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	SPKR_R_RSENSE_N
0020	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	SPKR_L_RSENSE_P
0021	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	SPKR_L_RSENSE_N
0022	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO1_L_P
0023	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO1_L_N
0024	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO1_R_P
0025	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO1_R_N
0026	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO2_L_P
0027	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO2_L_N
0028	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO2_R_P
0029	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_LO2_R_N
0030	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_MIC_INL_P
0031	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_MIC_INL_N
0032	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_L1N_P
0033	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_L1N_N
0034	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_R1N_P
0035	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_R1N_N
0036	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_LSUBIN_P
0037	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_LSUBIN_N
0038	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_RSUBIN_P
0039	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	AUD_SPKRAMP_RSUBIN_N
0040	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	LSPKR_INTIV_RSENSE_P
0041	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	LSPKR_INTIV_RSENSE_N
0042	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	RSPKR_INTIV_RSENSE_P
0043	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	RSPKR_INTIV_RSENSE_N
0044	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	LSPKR_INTIV_P
0045	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	LSPKR_INTIV_N
0046	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	RSPKR_INTIV_P
0047	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	RSPKR_INTIV_N
0048	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ISNS_TBT_N
0049	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ISNS_TBT_P
0050	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ISNS_TBT_R_N
0051	AUDIO_RIFFRATS	AUDIOIDIFF	AUDIOIN	ISNS_TBT_R_P








D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHY_TYPE	SPACING
PCIE_CLK100M_AP	CLK_BCTE_S0D	CLK_BCTE
PCIE_CLK100M_AP_CONN_P	CLK_BCTE_S0D	CLK_BCTE
CHGR_CSI_R_P	LT01_DIFFEATR	
CHGR_CSI_R_N	LT01_DIFFEATR	
CHGR_CSO_R_P	LT01_DIFFEATR	
CHGR_CSO_R_N	LT01_DIFFEATR	
USB2_EXTN_MUXED_P	USB_A5G	USB
USB2_EXTN_MUXED_N	USB_A5G	USB
USB2_LTI_P	USB_A5G	USB
USB2_LTI_N	USB_A5G	USB
CONN_USB2_BT_P	USB_A5G	USB
CONN_USB2_BT_N	USB_A5G	USB
USB_LT2_P	USB_A5G	USB
USB_LT2_N	USB_A5G	USB
SPKRAMP_LIN_P	AUDIODIFF	AUDIO
SPKRAMP_LIN_N	AUDIODIFF	AUDIO
SPKRAMP_RIN_P	AUDIODIFF	AUDIO
SPKRAMP_RIN_N	AUDIODIFF	AUDIO
SSM2375SR_P	AUDIODIFF	AUDIO
SSM2375SR_N	AUDIODIFF	AUDIO
SSM2375SR_P	AUDIODIFF	AUDIO
SSM2375SR_N	AUDIODIFF	AUDIO
SPKRCONN_SL_OUT_P_R	DIFFEATR	AUDIO
SPKRCONN_SL_OUT_N_R	DIFFEATR	AUDIO
SPKRCONN_SL_OUT_P	DIFFEATR	AUDIO
SPKRCONN_SL_OUT_N	DIFFEATR	AUDIO
LSPKR_VSENSE_FILT_P	DIFFEATR	AUDIO
LSPKR_VSENSE_FILT_N	DIFFEATR	AUDIO
RSPKR_VSENSE_FILT_P	DIFFEATR	AUDIO
RSPKR_VSENSE_FILT_N	DIFFEATR	AUDIO
SPKRCONN_SR_OUT_P_R	DIFFEATR	AUDIO
SPKRCONN_SR_OUT_N_R	DIFFEATR	AUDIO
SPKRCONN_SR_OUT_P	DIFFEATR	AUDIO
SPKRCONN_SR_OUT_N	DIFFEATR	AUDIO
LSPKR_ISENSE_FILT_P	DIFFEATR	AUDIO
LSPKR_ISENSE_FILT_N	DIFFEATR	AUDIO
RSPKR_ISENSE_FILT_P	DIFFEATR	AUDIO
RSPKR_ISENSE_FILT_N	DIFFEATR	AUDIO
RSUBIN_P	DIFFEATR	AUDIO
RSUBIN_N	DIFFEATR	AUDIO
LSUBIN_P	DIFFEATR	AUDIO
LSUBIN_N	DIFFEATR	AUDIO
SSM4321SR_P	DIFFEATR	AUDIO
SSM4321SR_N	DIFFEATR	AUDIO
SSM4321SL_P	DIFFEATR	AUDIO
SSM4321SL_N	DIFFEATR	AUDIO
LSPKR_VSENSE_IN_P	AUDIODIFF	AUDIO
LSPKR_VSENSE_IN_N	AUDIODIFF	AUDIO
RSPKR_VSENSE_IN_P	AUDIODIFF	AUDIO
RSPKR_VSENSE_IN_N	AUDIODIFF	AUDIO
LSPKR_ISENSE_RDIVIDE_P	AUDIODIFF	AUDIO
LSPKR_ISENSE_RDIVIDE_N	AUDIODIFF	AUDIO
RSPKR_ISENSE_RDIVIDE_P	AUDIODIFF	AUDIO
RSPKR_ISENSE_RDIVIDE_N	AUDIODIFF	AUDIO
LSPKR_VSENSE_RDIVIDE_P	AUDIODIFF	AUDIO
LSPKR_VSENSE_RDIVIDE_N	AUDIODIFF	AUDIO
RSPKR_VSENSE_RDIVIDE_P	AUDIODIFF	AUDIO
RSPKR_VSENSE_RDIVIDE_N	AUDIODIFF	AUDIO
USB_TPAD_R_P	USB_A5G	USB
USB_TPAD_R_N	USB_A5G	USB
PF3V3_S5	CS_R0CNR	
PF3V3_S0	CS_R0CNR	
PF1V5_S3SR0_CPHDDR	CS_R0CNR	
GND	GND	

SYNC MASTER=D2 CLEAN		SYNC DATE=03/15/2012	
PAGE TITLE		PAGE NUMBER	
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	
		051-9589	
		REVISOR	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		108 OF 132	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		96 OF 99	



PAGE TITLE		DRAWING NUMBER		SIZE
DEBUG SENSORS AND ADC		051-9589		D
Apple Inc.		REVISION		4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE		130 OF 132
		SHEET		98 OF 99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	RES, MET. FILM, 100K, 5, 1/16W, 0402, SMD, LF	CD001, CD222, CD231		SENSOR_MONIPROD IN

